74HC74D,652 Datasheet by Nexperia USA Inc.

View All Related Products | Download PDF Datasheet
are ed e ind Table 1. Ordering information nexpefla
74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
Rev. 6 — 21 April 2020 Product data sheet
1. General description
The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual
data (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary nQ and nQ outputs.
Data at the nD-input, that meets the set-up and hold time requirements on the LOW-to-HIGH clock
transition, is stored in the flip-flop and appears at the nQ output. Schmitt-trigger action in the clock
input, makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clamp
diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of
VCC.
2. Features and benefits
Input levels:
For 74HC74: CMOS level
For 74HCT74: TTL level
Symmetrical output impedance
Low power dissipation
High noise immunity
Balanced propagation delays
Specified in compliance with JEDEC standard no. 7A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
3. Ordering information
Table 1. Ordering information
PackageType number
Temperature range Name Description Version
74HC74D
74HCT74D
-40 °C to +125 °C SO14 plastic small outline package; 14 leads;
body width 3.9 mm
SOT108-1
74HC74DB
74HCT74DB
-40 °C to +125 °C SSOP14 plastic shrink small outline package; 14 leads;
body width 5.3 mm
SOT337-1
74HC74PW
74HCT74PW
-40 °C to +125 °C TSSOP14 plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
SOT402-1
74HC74BQ
74HCT74BQ
-40 °C to +125 °C DHVQFN14 plastic dual in-line compatible thermal enhanced
very thin quad flat package; no leads; 14 terminals;
body 2.5 × 3 × 0.85 mm
SOT762-1
74HC74; 74HCT74 150 _ 1’ cl 4 m , , , R j’ 150i SD 2§ 2 l 12 2Q 52 a 10F 7 i 11 20P 7 E g 8 2F: 5* tfiDTE mam mam 13L? 6 —Dw E E 5 c R 4%}?
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
4. Functional diagram
mna418
RD
FF
SD
4 10
Q1Q
2Q
1Q
2Q
5
9
2
12
3
11
6
8
Q
1SD
CP
2CP
1CP
2D
1D D
2SD
1 13
1RD 2RD
Fig. 1. Logic symbol
mna419
6
3
2
C1
4S
1D
1R
5
8
11
12
C1
10 S
1D
13 R
9
Fig. 2. IEC logic symbol
RD
FF
SD
4
Q1Q
1Q
5
2
3
6Q
1SD
CP
1CP
1D D
11RD
mna420
RD
FF
SD
10
Q2Q
2Q
9
12
11
8Q
2SD
CP
2CP
2D D
13 2RD
Fig. 3. Functional diagram
mna421
SD
CP
RD
D
C
C
Q
C
C
C
C
C
C
Q
C
C
Fig. 4. Logic diagram for one flip-flop
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 2 / 18
74HC74; 74HCT74 74H074 ‘5 E U a @ 2RD 74HC74 E @ 15D 2) E 3 GND @ so RD |: :I I: O :lzfiD a 3 H m E I: :' 1E0 |: :I ‘0 6 E g 5“ Transparenlmp View I: :1 G mummy Table 2. Pin description 1R 15 1C 20 25 2R
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
5. Pinning information
5.1. Pinning
74HC74
74HCT74
1RD VCC
1D 2RD
1CP 2D
1SD 2CP
1Q 2SD
1Q 2Q
GND 2Q
aaa-003908
1
2
3
4
5
6
78
10
9
12
11
14
13
Fig. 5. Pin configuration for SOT108-1 (SO14),
SOT337-1 (SSOP14) and SOT402-1 (TSSOP14)
aaa-003909
74HC74
74HCT74
Transparent top view
1Q 2Q
1Q 2SD
1SD 2CP
1CP 2D
1D 2RD
GND(1)
GND
2Q
1R
D
VC
C
6 9
5 10
4 11
3 12
2 13
7
8
1
1
4
terminal 1
index area
(1) This is not a ground pin. There is no electrical or
mechanical requirement to solder the pad. In case
soldered, the solder land should remain floating or
connected to GND.
Fig. 6. Pin configuration for SOT762-1 (DHVQFN14)
5.2. Pin description
Table 2. Pin description
Symbol Pin Description
1RD 1 asynchronous reset-direct input (active LOW)
1D 2 data input
1CP 3 clock input (LOW-to-HIGH, edge-triggered)
1SD 4 asynchronous set-direct input (active LOW)
1Q 5 output
1Q 6 complement output
GND 7 ground (0 V)
2Q 8 complement output
2Q 9 output
2SD 10 asynchronous set-direct input (active LOW)
2CP 11 clock input (LOW-to-HIGH, edge-triggered)
2D 12 data input
2RD 13 asynchronous reset-direct input (active LOW)
VCC 14 supply voltage
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 3 / 18
74HC74; 74HCT74 n5 n5
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
6. Functional description
Table 3. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care.
Input Output
nSD nRD nCP nD nQ nQ
L H X X H L
H L X X L H
L L X X H H
Table 4. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care;
↑ = LOW-to-HIGH transition; Qn+1 = state after the next LOW-to-HIGH CP transition.
Input Output
nSD nRD nCP nD nQn+1 nQn+1
H H ↑ L L H
HH↑ HHL
7. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage -0.5 +7 V
IIK input clamping current VI < -0.5 V or VI > VCC + 0.5 V - ±20 mA
IOK output clamping current VO < -0.5 V or VO > VCC + 0.5 V - ±20 mA
IOoutput current VO = -0.5 V to (VCC + 0.5 V) - ±25 mA
ICC supply current - +100 mA
IGND ground current -100 - mA
Tstg storage temperature -65 +150 °C
Ptot total power dissipation [1] - 500 mW
[1] For SOT108-1 (SO14) package: Ptot derates linearly with 10.1 mW/K above 100 °C.
For SOT337-1 (SSOP14) package: Ptot derates linearly with 7.3 mW/K above 81 °C.
For SOT402-1 (TSSOP14) package: Ptot derates linearly with 7.3 mW/K above 81 °C.
For SOT762-1 (DHVQFN14) package: Ptot derates linearly with 9.6 mW/K above 98 °C.
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 4 / 18
74HC74; 74HCT74
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
8. Recommended operating conditions
Table 6. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V)
74HC74 74HCT74Symbol Parameter Conditions
Min Typ Max Min Typ Max
Unit
VCC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V
VIinput voltage 0 - VCC 0 - VCC V
VOoutput voltage 0 - VCC 0 - VCC V
Tamb ambient temperature -40 +25 +125 -40 +25 +125 °C
VCC = 2.0 V - - 625 - - - ns/V
VCC = 4.5 V - 1.67 139 - 1.67 139 ns/V
Δt/ΔV input transition rise and fall rate
VCC = 6.0 V - - 83 - - - ns/V
9. Static characteristics
Table 7. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Tamb = -40 °C to +85 °C Tamb = -40 °C
to +125 °C
Symbol Parameter Conditions
Min Typ [1] Max Min Max
Unit
74HC74
VCC = 2.0 V 1.5 1.2 - 1.5 - V
VCC = 4.5 V 3.15 2.4 - 3.15 - V
VIH HIGH-level
input voltage
VCC = 6.0 V 4.2 3.2 - 4.2 - V
VCC = 2.0 V - 0.8 0.5 - 0.5 V
VCC = 4.5 V - 2.1 1.35 - 1.35 V
VIL LOW-level
input voltage
VCC = 6.0 V - 2.8 1.8 - 1.8 V
VI = VIH or VIL
IO = -4.0 mA; VCC = 4.5 V 3.84 4.32 - 3.7 - V
VOH HIGH-level
output voltage
IO = -5.2 mA; VCC = 6.0 V 5.34 5.81 - 5.2 - V
VI = VIH or VIL
IO = 4.0 mA; VCC = 4.5 V - 0.15 0.33 - 0.4 V
VOL LOW-level
output voltage
IO = 5.2 mA; VCC = 6.0 V - 0.16 0.33 - 0.4 V
IIinput leakage
current
VI = VCC or GND; VCC = 6.0 V - - ±1.0 - ±1.0 μA
ICC supply current VI = VCC or GND; IO = 0 A;
VCC = 6.0 V
- - 40 - 80 μA
CIinput
capacitance
- 3.5 - - - pF
74HCT74
VIH HIGH-level
input voltage
VCC = 4.5 V to 5.5 V 2.0 1.6 - 2.0 - V
VIL LOW-level
input voltage
VCC = 4.5 V to 5.5 V - 1.2 0.8 - 0.8 V
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 5 / 18
74HC74; 74HCT74 as Fig. 9
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
Tamb = -40 °C to +85 °C Tamb = -40 °C
to +125 °C
Symbol Parameter Conditions
Min Typ [1] Max Min Max
Unit
VI = VIH or VIL; VCC = 4.5 VVOH HIGH-level
output voltage IO = -4 mA 3.84 4.32 - 3.7 - V
VI = VIH or VIL; VCC = 4.5 VVOL LOW-level
output voltage IO = 4.0 mA - 0.15 0.33 - 0.4 V
IIinput leakage
current
VI = VCC or GND; VCC = 5.5 V - - ±1.0 - ±1.0 μA
ICC supply current VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
- - 40 - 80 μA
VI = VCC - 2.1 V;
other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V; IO = 0 A
per input pin; nD, nRD inputs - 70 315 - 343 μA
ΔICC additional
supply current
per input pin; nSD, nCP input - 80 360 - 392 μA
CIinput
capacitance
- 3.5 - - - pF
[1] All typical values are measured at Tamb = 25 °C.
10. Dynamic characteristics
Table 8. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Fig. 9.
Tamb = -40 °C to +85 °C Tamb = -40 °C
to +125 °C
Symbol Parameter Conditions
Min Typ [1] Max Min Max
Unit
74HC74
nCP to nQ, nQ; see Fig. 7 [2]
VCC = 2.0 V - 47 220 - 265 ns
VCC = 4.5 V - 17 44 - 53 ns
VCC = 5 V; CL = 15 pF - 14 - - - ns
VCC = 6.0 V - 14 37 - 45 ns
nSD to nQ, nQ; see Fig. 8 [2]
VCC = 2.0 V - 50 250 - 300 ns
VCC = 4.5 V - 18 50 - 60 ns
VCC = 5 V; CL = 15 pF - 15 - - - ns
VCC = 6.0 V - 14 43 - 51 ns
nRD to nQ, nQ; see Fig. 8 [2]
VCC = 2.0 V - 52 250 - 300 ns
VCC = 4.5 V - 19 50 - 60 ns
VCC = 5 V; CL = 15 pF - 16 - - - ns
tpd propagation
delay
VCC = 6.0 V - 15 43 - 51 ns
nQ, nQ; see Fig. 7 [3]
VCC = 2.0 V - 19 95 - 110 ns
VCC = 4.5 V - 7 19 - 22 ns
tttransition time
VCC = 6.0 V - 6 16 - 19 ns
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 6 / 18
74HC74; 74HCT74
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
Tamb = -40 °C to +85 °C Tamb = -40 °C
to +125 °C
Symbol Parameter Conditions
Min Typ [1] Max Min Max
Unit
nCP HIGH or LOW; see Fig. 7
VCC = 2.0 V 100 19 - 120 - ns
VCC = 4.5 V 20 7 - 24 - ns
VCC = 6.0 V 17 6 - 20 - ns
nSD, nRD LOW; see Fig. 8
VCC = 2.0 V 100 19 - 120 - ns
VCC = 4.5 V 20 7 - 24 - ns
tWpulse width
VCC = 6.0 V 17 6 - 20 - ns
nSD, nRD; see Fig. 8
VCC = 2.0 V 40 3 - 45 - ns
VCC = 4.5 V 8 1 - 9 - ns
trec recovery time
VCC = 6.0 V 7 1 - 8 - ns
nD to nCP; see Fig. 7
VCC = 2.0 V 75 6 - 90 - ns
VCC = 4.5 V 15 2 - 18 - ns
tsu set-up time
VCC = 6.0 V 13 2 - 15 - ns
nD to nCP; see Fig. 7
VCC = 2.0 V 3 -6 - 3 - ns
VCC = 4.5 V 3 -2 - 3 - ns
thhold time
VCC = 6.0 V 3 -2 - 3 - ns
nCP; see Fig. 7
VCC = 2.0 V 4.8 23 - 4.0 - MHz
VCC = 4.5 V 24 69 - 20 - MHz
VCC = 5 V; CL = 15 pF - 76 - - - MHz
fmax maximum
frequency
VCC = 6.0 V 28 82 - 24 - MHz
CPD power
dissipation
capacitance
CL = 50 pF; f = 1 MHz;
VI = GND to VCC
[4] - 24 - - - pF
74HCT74
nCP to nQ, nQ; see Fig. 7 [2]
VCC = 4.5 V - 18 44 - 53 ns
VCC = 5 V; CL = 15 pF - 15 - - - ns
nSD to nQ, nQ; see Fig. 8 [2]
VCC = 4.5 V - 23 50 - 60 ns
VCC = 5 V; CL = 15 pF - 18 - - - ns
nRD to nQ, nQ; see Fig. 8 [2]
VCC = 4.5 V - 24 50 - 60 ns
tpd propagation
delay
VCC = 5 V; CL = 15 pF - 18 - - - ns
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 7 / 18
74HC74; 74HCT74
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
Tamb = -40 °C to +85 °C Tamb = -40 °C
to +125 °C
Symbol Parameter Conditions
Min Typ [1] Max Min Max
Unit
nQ, nQ; see Fig. 7 [3]tttransition time
VCC = 4.5 V - 7 19 - 22 ns
nCP HIGH or LOW; see Fig. 7
VCC = 4.5 V 23 9 - 27 - ns
nSD, nRD LOW; see Fig. 8
tWpulse width
VCC = 4.5 V 20 9 - 24 - ns
nSD, nRD; see Fig. 8trec recovery time
VCC = 4.5 V 8 1 - 9 - ns
nD to nCP; see Fig. 7tsu set-up time
VCC = 4.5 V 15 5 - 18 - ns
nD to nCP; see Fig. 7thhold time
VCC = 4.5 V 3 -3 - 3 - ns
nCP; see Fig. 7
VCC = 4.5 V 22 54 - 18 - MHz
fmax maximum
frequency
VCC = 5 V; CL = 15 pF - 59 - - - MHz
CPD power
dissipation
capacitance
CL = 50 pF; f = 1 MHz;
VI = GND to VCC - 1.5 V
[4] - 29 - - - pF
[1] All typical values are measured at Tamb = 25 °C.
[2] tpd is the same as tPLH and tPHL.
[3] tt is the same as tTHL and tTLH.
[4] CPD is used to determine the dynamic power dissipation (PD in μW).
PD = CPD × VCC
2 × fi × N + Σ(CL × VCC
2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
Σ(CL × VCC
2 × fo) = sum of outputs.
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 8 / 18
74HC74; 74HCT74 Table 9
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
10.1. Waveforms
th
tsu tsu
th
tPHL
tPHL
tW
tPLH
tPLH
1/fmax
VM
VM
VM
VM
VI
VI
VOH
VOH
VOL
VOL
GND
GND
nD input
nCP input
nQ output
aaa-004005
nQ output
tTHL
tTLH
10 %
90 %
10 %
90 %
Measurement points are given in Table 9.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 7. Propagation delay input (CP) to output (Qn), output transition time, clock input (CP) pulse width and the
maximum frequency (CP)
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 9 / 18
74HC74; 74HCT74 se nSD (nR n5 nR a f m n6 Table 9. Measurement points
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
Measurement points are given in Table 9.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig. 8. The set (nSD) and reset (nRD) input to output (nQ,nQ) propagation delays, set and reset pulse widths and
the nSD, nRD to nCP recovery time
Table 9. Measurement points
Input OutputType
VMVM
74HC74 0.5VCC 0.5VCC
74HCT74 1.3 V 1.3 V
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 10 / 18
74HC74; 74HCT74 M ff $$ ff Table 10 Table 10. Test data
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
001aah768
tW
tW
tr
tr
tf
VM
VI
negative
pulse
GND
VI
positive
pulse
GND
10 %
90 %
90 %
10 %
VMVM
VM
tf
VCC
DUT
RT
VIVO
CL
G
Test data is given in Table 10.
Definitions test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
RL = Load resistance.
S1 = Test selection switch.
Fig. 9. Test circuit for measuring switching times
Table 10. Test data
Input LoadType
VItr, tfCLRL
Test
74HC74 VCC 6 ns 15 pF, 50 pF 1 kΩ tPLH, tPHL
74HCT74 3 V 6 ns 15 pF, 50 pF 1 kΩ tPLH, tPHL
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 11 / 18
74HC74; 74HCT74 SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 ‘ Cl l } / "\\} l m *m / I. l ‘ \ / ‘ ‘7 E-I
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
11. Package outline
UNIT A
max. A
1 A
2 A
3 b
p c D
(1) E
(1) (1)
e H
E L L
p Q Z y w v θ
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC JEITA
mm
inches
1.75 0.25
0.10
1.45
1.25 0.25 0.49
0.36
0.25
0.19
8.75
8.55
4.0
3.8 1.27 6.2
5.8
0.7
0.6
0.7
0.3 8
0
o
o
0.25 0.1
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
1.0
0.4
SOT108-1
X
w M
θ
A
A
1
A
2
b
p
D
H
E
L
p
Q
detail X
E
Z
e
c
L
v M A
(A )
3
A
7
8
1
14
y
076E06 MS-012
pin 1 index
0.069 0.010
0.004
0.057
0.049 0.01 0.019
0.014
0.0100
0.0075
0.35
0.34
0.16
0.15 0.05
1.05
0.041
0.244
0.228
0.028
0.024
0.028
0.012
0.01
0.25
0.01 0.004
0.039
0.016
99-12-27
03-02-19
0 2.5 5 mm
scale
SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1
Fig. 10. Package outline SOT108-1 (SO14)
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 12 / 18
74HC74; 74HCT74 SSOP14: plastic shrink small outline package; 14 leads; body width 53 mm SOT337-1
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
UNIT A
1 A
2 A
3 b
p c D
(1) E
(1) e H
E L L
p Q Z y w v θ
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC JEITA
mm 0.21
0.05
1.80
1.65 0.25 0.38
0.25
0.20
0.09
6.4
6.0
5.4
5.2 0.65 1.25 0.2
7.9
7.6
1.03
0.63
0.9
0.7
1.4
0.9
8
0
o
o
0.13 0.1
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
SOT337-1 99-12-27
03-02-19
(1)
w M
b
p
D
H
E
E
Z
e
c
v M A
X
A
y
1 7
14 8
θ
A
A
1
A
2
L
p
Q
detail X
L
(A )
3
MO-150
pin 1 index
0 2.5 5 mm
scale
SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1
A
max.
2
Fig. 11. Package outline SOT337-1 (SSOP14)
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 13 / 18
74HC74; 74HCT74 TSSOP14: plastic lhin shrink small outline package; 14 leads; body width 44 mm l ‘7 4. ‘\/|:‘ aim *fcf ; l 11 ll “<7 \‘//eei="" ’l="" llhhplhhh="" *="" l="" l="" l="" fl="" l="" l="" l="" a="" 0/="" l="" l+="" +="" +="" +7“="" h="" whhh="" kl”="" ,d="" ,ll="" e©="" 43942—3="">
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
UNIT A
1 A
2 A
3 b
p c D
(1) E (2) (1)
e H
E L L
p Q Z y w v θ
REFERENCES
OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC JEITA
mm 0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3 0.65 6.6
6.2
0.4
0.3
0.72
0.38
8
0
o
o
0.13 0.1 0.2 1
DIMENSIONS (mm are the original dimensions)
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
0.75
0.50
SOT402-1 MO-153 99-12-27
03-02-18
w M
b
p
D
Z
e
0.25
1 7
14 8
θ
A
A
1
A
2
L
p
Q
detail X
L
(A )
3
H
E
E
c
v M A
X
A
y
0 2.5 5 mm
scale
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1
A
max.
1.1
pin 1 index
Fig. 12. Package outline SOT402-1 (TSSOP14)
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 14 / 18
74HC74; 74HCT74 DHVQFNM: plastic dual in-lina compatible thermal enhanced very min quad flat package; no leads; \ w \ l I 7 iiiiii Liv l%)£1£:: InaH D PEI area *D,“ j Z gen‘s‘ ‘ I \ fgu LU LP U ,4 J Qiiripri‘im ,,,,g l 3 1 :j / \\ W] H m n C U 2 4 505‘s g© 4594—1;
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
References
Outline
version
European
projection Issue date
IEC JEDEC JEITA
SOT762-1 MO-241
sot762-1_po
15-04-10
15-05-05
Unit
mm
max
nom
min
1 0.05 3.1 1.65 2.6
0.5 2 0.4
A(1)
Dimensions (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1
A1b
0.30
c D(1) DhE(1) Eh
1.00
e e1k
k
L v
0.1
w y
0.02 0.2 3.0 1.50 2.5 0.10.25 0.05 0.05
y1
0.30.85 0.20.00 2.9 1.35 2.40.18
0.51.15
0 4 mm2
scale
terminal 1
index area
AA1
c
L
Eh
Dh
k
b
2 6
13 9
8
7
1
14
D
E
terminal 1
index area
e1
e
e
C
y
C
y1
AC B
v
C
w
detail X
AB
X
Fig. 13. Package outline SOT762-1 (DHVQFN14)
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 15 / 18
74HC74; 74HCT74 Table 11. Abbreviations Table 12. Revision history
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
12. Abbreviations
Table 11. Abbreviations
Acronym Description
CMOS Complementary Metal Oxide Semiconductor
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
TTL Transistor-Transistor Logic
13. Revision history
Table 12. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74HC_HCT74 v.6 20200421 Product data sheet - 74HC_HCT74 v.5
Modifications: The format of this data sheet has been redesigned to comply with the identity
guidelines of Nexperia.
Legal texts have been adapted to the new company name where appropriate.
Fig. 6: Pin configuration for SOT762-1 (DHVQFN14) corrected (errata).
Table 5: Derating values for Ptot total power dissipation updated.
74HC_HCT74 v.5 20151203 Product data sheet - 74HC_HCT74 v.4
Modifications: Type numbers 74HC74N and 74HCT74N (SOT27-1) removed.
74HC_HCT74 v.4 20120827 Product data sheet - 74HC_HCT74 v.3
Modifications: The format of this data sheet has been redesigned to comply with the new identity
guidelines of NXP Semiconductors.
Legal texts have been adapted to the new company name where appropriate.
74HC_HCT74 v.3 20030710 Product data sheet - 74HC_HCT74_CNV v.2
74HC_HCT74_CNV v.2 19980223 Product specification - -
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 16 / 18
74HC74; 74HCT74 same In a deswgn on new sheet’ .5 exp‘amed in status of dewoem described 2 «ms documenl was publish es. The latest produd slam hugs waw nexg mm sale 7 Max us or eon ns Mcomme m me genera‘ ierm and can m llwww nex er
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
14. Legal information
Data sheet status
Document status
[1][2]
Product
status [3]
Definition
Objective [short]
data sheet
Development This document contains data from
the objective specification for
product development.
Preliminary [short]
data sheet
Qualification This document contains data from
the preliminary specification.
Product [short]
data sheet
Production This document contains the product
specification.
[1] Please consult the most recently issued document before initiating or
completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the internet at https://www.nexperia.com.
Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included herein
and shall have no liability for the consequences of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the relevant
full data sheet, which is available on request via the local Nexperia sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
Nexperia and its customer, unless Nexperia and customer have explicitly
agreed otherwise in writing. In no event however, shall an agreement be
valid in which the Nexperia product is deemed to offer functions and qualities
beyond those described in the Product data sheet.
Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outside
of Nexperia.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with the
Terms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to the
publication hereof.
Suitability for use — Nexperia products are not designed, authorized or
warranted to be suitable for use in life support, life-critical or safety-critical
systems or equipment, nor in applications where failure or malfunction
of an Nexperia product can reasonably be expected to result in personal
injury, death or severe property or environmental damage. Nexperia and its
suppliers accept no liability for inclusion and/or use of Nexperia products in
such equipment or applications and therefore such inclusion and/or use is at
the customer’s own risk.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability for
any assistance with applications or customer product design. It is customer’s
sole responsibility to determine whether the Nexperia product is suitable
and fit for the customer’s applications and products planned, as well as
for the planned application and use of customer’s third party customer(s).
Customers should provide appropriate design and operating safeguards to
minimize the risks associated with their applications and products.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customer’s
applications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for the
customer’s applications and products using Nexperia products in order to
avoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Nexperia does not accept any
liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale Nexperia products are
sold subject to the general terms and conditions of commercial sale, as
published at http://www.nexperia.com/profile/terms, unless otherwise agreed
in a valid written individual agreement. In case an individual agreement is
concluded only the terms and conditions of the respective agreement shall
apply. Nexperia hereby expressly objects to applying the customer’s general
terms and conditions with regard to the purchase of Nexperia products by
customer.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific Nexperia product is automotive qualified, the
product is not suitable for automotive use. It is neither qualified nor tested in
accordance with automotive testing or application requirements. Nexperia
accepts no liability for inclusion and/or use of non-automotive qualified
products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards,
customer (a) shall use the product without Nexperia’s warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
Nexperia’s specifications such use shall be solely at customer’s own risk,
and (c) customer fully indemnifies Nexperia for any liability, damages or failed
product claims resulting from customer design and use of the product for
automotive applications beyond Nexperia’s standard warranty and Nexperia’s
product specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Trademarks
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 17 / 18
74HC74; 74HCT74
Nexperia 74HC74; 74HCT74
Dual D-type flip-flop with set and reset; positive edge-trigger
Contents
1. General description...................................................... 1
2. Features and benefits.................................................. 1
3. Ordering information....................................................1
4. Functional diagram.......................................................2
5. Pinning information......................................................3
5.1. Pinning.........................................................................3
5.2. Pin description............................................................. 3
6. Functional description................................................. 4
7. Limiting values............................................................. 4
8. Recommended operating conditions..........................5
9. Static characteristics....................................................5
10. Dynamic characteristics............................................ 6
10.1. Waveforms.................................................................9
11. Package outline........................................................ 12
12. Abbreviations............................................................ 16
13. Revision history........................................................16
14. Legal information......................................................17
© Nexperia B.V. 2020. All rights reserved
For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 21 April 2020
74HC_HCT74 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2020. All rights reserved
Product data sheet Rev. 6 — 21 April 2020 18 / 18

Products related to this Datasheet

IC FF D-TYPE DUAL 1BIT 14TSSOP
Available Quantity: 659
Unit Price: 0.65
IC FF D-TYPE DUAL 1BIT 14TSSOP
Available Quantity: 571
Unit Price: 0.66
IC FF D-TYPE DUAL 1BIT 14TSSOP
Available Quantity: 359
Unit Price: 0.57
IC FF D-TYPE DUAL 1BIT 14DHVQFN
Available Quantity: 27
Unit Price: 0.62
IC FF D-TYPE DUAL 1BIT 14SO
Available Quantity: 0
Unit Price: 0.15389
IC FF D-TYPE DUAL 1BIT 14DIP
Available Quantity: 0
Unit Price: 0
IC FF D-TYPE DUAL 1BIT 14SO
Available Quantity: 0
Unit Price: 0.16778
IC FF D-TYPE DUAL 1BIT 14DIP
Available Quantity: 0
Unit Price: 0
IC FF D-TYPE DUAL 1BIT 14SO
Available Quantity: 0
Unit Price: 0.69
IC FF D-TYPE DUAL 1BIT 14SO
Available Quantity: 2,442
Unit Price: 0.59
IC FF D-TYPE DUAL 1BIT 14SO
Available Quantity: 0
Unit Price: 0.19061
IC FF D-TYPE DUAL 1BIT 14DHVQFN
Available Quantity: 0
Unit Price: 0.16624
IC FF D-TYPE DUAL 1BIT 14DHVQFN
Available Quantity: 0
Unit Price: 0.21738
IC FF D-TYPE DUAL 1BIT 14DHVQFN
Available Quantity: 0
Unit Price: 0
IC FF D-TYPE DUAL 1BIT 14SSOP
Available Quantity: 0
Unit Price: 0.38094
IC FF D-TYPE DUAL 1BIT 14SSOP
Available Quantity: 0
Unit Price: 0.31973
IC FF D-TYPE DUAL 1BIT 14TSSOP
Available Quantity: 0
Unit Price: 0.1647
IC FF D-TYPE DUAL 1BIT 14SSOP
Available Quantity: 0
Unit Price: 0.38228
IC FF D-TYPE DUAL 1BIT 14SSOP
Available Quantity: 0
Unit Price: 0.30325
IC FF D-TYPE DUAL 1BIT 14TSSOP
Available Quantity: 0
Unit Price: 0.21764
IC FF D-TYPE DUAL 1BIT 14TSSOP
Available Quantity: 0
Unit Price: 0.18449
IC FF D-TYPE DUAL 1BIT 14DHVQFN
Available Quantity: 27
Unit Price: 0.62
IC FF D-TYPE DUAL 1BIT 14SO
Available Quantity: 0
Unit Price: 0.69
IC FF D-TYPE DUAL 1BIT 14DHVQFN
Available Quantity: 0
Unit Price: 0
IC FF D-TYPE DUAL 1BIT 14SO
Available Quantity: 2,442
Unit Price: 0.59
IC FF D-TYPE DUAL 1BIT 14TSSOP
Available Quantity: 359
Unit Price: 0.57
IC FF D-TYPE DUAL 1BIT 14TSSOP
Available Quantity: 659
Unit Price: 0.65
IC FF D-TYPE DUAL 1BIT 14SSOP
Available Quantity: 0
Unit Price: 0.9
IC FF D-TYPE DUAL 1BIT 14SO
Available Quantity: 0
Unit Price: 0
IC FF D-TYPE DUAL 1BIT 14DIP
Available Quantity: 0
Unit Price: 0